Abstract
This letter presents a low-voltage divide-by-three injection-locked frequency divider (ILFD) with a second harmonic enhancement technique. The injection current generated from the extra divide-by-two injection path is enhanced compared with the former work, thus the larger locking range (LR). Fabricated in the CMOS 65-nm technology, the core circuit consumes 5.18 mW from a 0.6-V power supply. Under 0 dBm signal injection, the measured largest LR achieves 19.03% ranging from 23.30 to 28.20 GHz without frequency tuning. By using a varactor, the bandwidth can range from 23.30 to 31.02 GHz, which can be used as the first stage frequency division in the phase-locked loop (PLL) of the 5G transceiver.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
