Abstract
The current work is focused towards the development of algorithms and CAD tools for the design of digital circuits with on line testing capability. The methodology is based on the theory of fault detection and diagnosis of discrete event systems. The paper deals with optimization of the algorithms of fault detection to alleviate the problem of state explosion based on symbolic techniques like ordered binary decision diagrams and abstraction. With the help of these algorithms a CAD tool has been developed that can provide a fully automated flow for design of circuits with on-line test capabilities and can handle generic digital circuits with cell count as high as 15,000 and about 2500 states. Further, this methodology provides the designer with a wide range of tradeoffs in detector design: fault coverage and detection latency vs. area and power overhead.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
