Abstract
A digital Class D amplifier comprises a digital Pulse Width Modulation (PWM) and an output stage (and low pass filter). Digital PWM involves two steps, the sampling process and the pulse generation. In this paper, we propose a digital Class D amplifier based on our sampling process and a novel PWM pulse generator design. The pulse generator is based on the combination of the fast clock counter and the tapped delay line based techniques. Our proposed Class D amplifier features a simple circuit implementation (small IC area), low power operation (expected /spl sim/90 /spl mu/W@1.1 V, f/sub sampling/=16 kHz based on a 0.25 /spl mu/m CMOS process) and a highly desirable low harmonic distortion (expected <0.7%).
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
