Abstract
This paper presents a new way of modeling the integrators non-idealities for high-level sigma-delta modulator models. In this way, designers can correlate directly the integrator specifications like finite DC gain, Gain-Bandwidth product and Slew Rate with modulator performances (SNR, SNDR). Taking into account capacitive effects, a high degree of accuracy is obtained which is verified by transistor level simulation results.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
