Abstract
This paper presents the architecture of a DSP dedicated to discrete wavelet transform. The architecture consists in 2 microprogrammable processors whose complementarity enables to avoid any wait cycles during the algorithm execution so that the avail
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
Paper Title
Journal
Date
