Abstract
An algorithm is proposed for improving the speed of a charge-balancing analog-to-digital converter implemented by a switched-capacitor technique. The number of charge transfer operations required for a conversion is reduced. For example, the conversion rate in 16-b conversion is improved more than 128 times as compared to a conventional charge-balancing analog-to-digital converter. A compensation algorithm for the capacitor mismatch error is also proposed. The results of prototype experiments indicate that the maximum integral nonlinearity error is reduced to less than 0.04 LSB in 6-b conversion.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Instrumentation and Measurement
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
