Abstract
Content addressable memory (CAM) can compare the search data with all the stored data in parallel, which is widely used in many applications that require fast table lookup. Because of its advantages on performance, the HYBRID CAM structure has become the main research object. In this paper we propose a control unit circuitry design for high performance HYBRID CAM. In our design, the discharge path of ML will be controlled by both NOR-type's match-line and NAND-type's match-line, which is efficient in power consumption. Meanwhile, the discharge path of ML is also modified to discharge to ground through only one transistor directly. Simulation results show that discharge speed can achieve 20% delay improvement and the power consumption can be reduced 60.5% compared with the conventional Hybrid CAM structure.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
