A comprehensive analysis of ultra low power GNRFET based 20T hybrid full adder for computing applications

Abstract

In an era where energy efficiency is as important as computational speed, this paper introduces a new full adder circuit design that effectively integrates dynamic power gathering (DPG) power conservation benefits with XOR-XNOR pass-transistor logic (PTL) area and performance efficiencies using graphene nanoribbon field-effect transistors. GNRFETs are useful for digital logic due to their high carrier mobility and tunable bandgap. The paper describes the circuit’s seamless transition full adder response, demonstrating the tri-mode dynamic power gating strategy capacity to reduce static power depletion. The proposed hybrid full adder performs well with 7.76 nW power consumption, 481 ps latency, and 3.73 aJ PDP. This reduces power consumption by 99.9%, delay by 99.0%, and PDP by 99.8% compared to other adders. The effects of temperature, voltage, Noise immunity and Carry Forward Adders integration on power, delay, and PDP are also analysed, proving the design’s robustness. The adaptability of our full adder architecture allows its implementation in more complicated arithmetic and logic units, indicating a scalable and energy-efficient paradigm for future integrated circuits.