Abstract
As many of the large ASICs integrate high speed I/O macro-cells, there is increasing interest in the electrical performance of high ball count packages. The wire bond interconnects, plating bars and package structures have come under close scrutiny as it has become paramount to improve the performance of large packages to meet system requirements. This work presents measured data on high ball count wire bond and flip chip packages and compares the performance of both types of packages. The results show the bandwidth limitation of the wire bond packages as well as the performance differences between different types of flip chip packages.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
