Abstract
In this article, we introduce a fractional-N all-digital phase-locked loop (ADPLL) architecture based on a single LC-tank, featuring an ultra-wide tuning range (TR) and optimized for ultra-low area in 10-nm FinFET CMOS. Underpinned by excellent switches in the FinFET technology, a high turn-on/off capacitance ratio of LC-tank switched capacitors, in addition to an adjustable magnetic coupling technique, yields almost an octave TR from 10.8 to 19.3GHz. A new method to compensate for the tracking-bank resolution can maintain its quantization noise level over this wide TR. A new scheme is adopted to overcome the metastability resolution problem in a fractional-N ADPLL operation. A low-complexity TDC gain estimator reduces the digital core area by progressive averaging and time-division multiplexing. Among the published fractional-N PLLs with an area smaller than 0.1mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> , this work achieves an rms jitter of 725fs in an internal fractional-N mode of ADPLL's phase detector (2.7-4.825GHz) yielding the best overall jitter figure-of-merit (FOM) of -232dB. This topology features small area (0.034mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> ), wide TR (56.5%) and good supply noise rejection (1.8%/V), resulting in FOMs with normalized TR (FOM <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">T</sub> ) of -247dB, and normalized TR and area (FOM <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">TA</sub> ) of -262dB.
Highlights
F REQUENCY synthesizers are widely used in mainstream SoC applications, which range from RF wireless to wireline communications, such as high-speed SERDES ( [1])
We present an all-digital phase-locked loop (ADPLL) fabricated in 10-nm FinFET technology to achieve a good supply noise rejection, wide tuning range, and reasonable jitter performance within a very limited area for clock generation and wireline communications SoCs [20]
An ring oscillator (RO)-based phaselocked loop (PLL) usually requires a wide bandwidth and high power supply rejection (PSR) low drop-out (LDO) to decrease its high sensitivity to noise and perturbations on the power supply lines coupling from the rest of the SoC, especially switching digital circuitry
Summary
F REQUENCY synthesizers are widely used in mainstream SoC applications, which range from RF wireless to wireline communications, such as high-speed SERDES ( [1]).
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have