Abstract
This letter proposes a compact self-packaged balun using compensated interdigital capacitor (CIDC) based on substrate integrated suspended line (SISL) platform. Compared with traditional single-layer interdigital capacitor or parallel-plate capacitor, CIDC has higher capacitance density and thus the circuit size can be reduced. Using the CIDC, a compact SISL balun based on a modified second-order lattice balun topology is designed and fabricated using the standard printed circuit board process. The measurement results agree well with the simulation ones, which shows that within 66.7% bandwidth, the measured amplitude imbalance and phase imbalance are ±0.89 dB and 181 ± 1.4°, respectively. A compact circuit size of $0.06~\lambda \text{g} \,\, \times 0.11~\lambda \text{g}$ is achieved.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
