Year-end Sale % OFF 
Abstract
Bilateral filter (BF) is a widely applied method for image denoising due to the characteristic of edge-preserving. This brief presents a super-compact hardware architecture for the BF by a piecewise approximate computing algorithm. The contributions are summarized as follows: 1) The architecture significantly reduces the storage and the arithmetic logic for the piecewise approximated filter weights and can attain comparable smoothy and edge-preserving performance to the standard BF. 2) The BF is accelerated by the parallel pixel-level pipeline architecture and the LUT-based divider for normalization. 3) The synthesized result shows that this architecture, even on a low-cost XINILX Zynq-7000 FPGA, can reach real-time denoising at more than 30 frames/second for 8M-pixel ( <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$3268 \times 2448$ </tex-math></inline-formula> ) videos at the maximum working frequency of 278 MHz with the power dissipation of only 168 mW.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
