Abstract
A CMOS current-mode quaternary threshold logic latch circuit is proposed. This circuit accepts and requantizes quaternary logical currents during a setup clock mode and latches the input value during the hold clock mode. Using logical current increments of 10 mu A, the quaternary latch has been simulated to have a worst-case, three-logical-level transition, total setup and hold time of about 40 ns, and a single-level transition total setup and hold time of about 10 ns. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
