Abstract
Successful integration of mixed analog-logic standard cells has been demonstrated in a 1.0- mu m CMOS-based technology. Considerations for analog cell area, power distribution, noise immunity, circuit library design, and product test are described. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
