Abstract
A clock system using PLL for high speed and low power parallel link is presented. The PLL is designed with a voltage regulator which provides a clear supply voltage for the noise sensitive blocks such as voltage controlled oscillator in the noisy environment. A new method is explored to generate clocks for dynamic frequency switching of the high speed link which works in source-synchronous style. This method can switch the working frequency of the I/O circuits quickly without modifying the state of the PLL block. Especially it is very simple to implement with small penalty. As a whole, a high speed and low power parallel link transmitter has been designed and fabricated in the 0.18 um CMOS technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
