Abstract
A Clock Distribution Scheme Insensitive to Supply Voltage Drift With Self-Adjustment of Clock Buffer Delay
Full Text
Sign-in/Register to access full text options
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Paper Title
Journal
Date