Abstract
A dynamic biasing scheme that reduces the average DC power of channel-select filters in wireless receivers is presented. A blocker detection technique makes it possible to automatically adjust the power dissipation depending on the absence of presence of blockers, with low overhead in power consumption and circuit complexity. The scheme achieves a fast ramp-up, avoiding diminution of the desired signal response that could otherwise be caused by abruptly appearing large blockers. To ensure the stability of the dynamically biased class-AB opamp employed, a cascode Miller/feedforward compensation technique is used. A fifth-order Butterworth low-pass filter with adaptive IIP3 and adaptive power dissipation is demonstrated, with a test chip implemented in a 0.18-mum CMOS process with a 1.8-V supply. The filter quiescent current is 1.2 mA in the absence of blockers, with a -5 dBV out-of-channel IIP3. The current increases to 2.7 mA, with the IIP3 of +20 dBV, when the blocker level rises to -13 dBV
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
