Abstract
This paper intends to give an insight into the potentials and tradeoffs when designing cascaded, continuous-time (CT) sigma-delta modulators. Therefore, a case study is presented considering the implementation of a 2-1-1 CT modulator. The nonideal behavior is regarded in detail and an automatic gain-error cancellation is presented. Finally, a circuit board implementation is presented, which has been chosen to verify the automatic error correction. It turns out that despite a more critical behavior than in the discrete-time (DT) case, cascaded CT modulators have the potential, to realize high bandwidth, high resolution analog-to-digital (A/D) converters in future integrated designs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems I: Regular Papers
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
