Abstract
A product exhibiting fails at random ESD levels is extensively investigated by a combination of experiments and simulation. It is shown that the cause of the failure is too stringent lithography settings for one of the process steps. Solutions by process optimisation and design improvements are discussed After applying these the 4 kV specification level is easily met.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
