Abstract

Analog in-memory computing synaptic devices have been widely studied for efficient implementation of deep learning. As a candidate for a synaptic device, Si-CMOS and capacitor-based synaptic devices have been proposed. However, due to Si-CMOS leakage currents, it is difficult to achieve sufficient retention time. In our research, we verified IGZO TFT with low leakage current and capacitor-based synapses can show linear and symmetric weight update characteristics as well as excellent device variation characteristics. We also verified that IGZO TFT has a leakage current per channel width of 1μm of ~10-17A, which is much lower than the Si-CMOS, resulting in higher accuracy in deep neural network training.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.