Abstract
A capacitor scaling and capacitor sharing technique is proposed for reducing the power of algorithmic analog-to-digital converters. It is expected that a 70% reduction in power can be achieved.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
