A capacitively coupled digital isolator using multiple-pulse-coding architecture with CMTI of 200kV/μs and static current of 60μA

Abstract

This paper presents a capacitively coupled digital isolator with low power consumption and superior Common Mode Transient Immunity (CMTI). It proposes a multiple-pulse-coding architecture and a receiver with an adaptive architecture, which improve the transmission accuracy, eliminate the CMT and achieve low power consumption. The multiple-pulse-coding characterizes edge signal with multi-pulses. The receiver consists of an adaptive pre-amplifier and an adaptive comparator. Fabricated in a 0.18 μm CMOS process, the chip achieves 200 kV/μs CMTI, 60 μA static current, 250 μA dynamic current and 14 kV isolation breakdown voltage with the area of the isolation capacitance of 2×104 μm2.