Abstract
A test approach and circuitry suitable for built-in self-test (BIST) of medium to high-resolution digital-to-analog (D/A) converter are described. Offset, gain, linearity and differential linearity errors are tested without using mixed-mode or logic test equipment. The proposed BIST structure presents a compromise between test cost, area overhead and test time. The BIST circuitry has been designed using CMOS 1.2 /spl mu/m technology. The simulations performed show that the BIST is applicable for testing D/A converters up to 16-bits resolution. By a minor modification the test structure would be able to localize the fail situation and to test all D/A converters on the chip. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
