Abstract
Built-in testing is currently of more concern due to the difficulties in testing a VLSI by using an external tester. In addition, Built-In Testing is also necessary for on-line testing and a fault-tolerant computing system. Using a Linear Feedback Shift Register (LFSR) as a built-in test pattern generator (BITPG) is a realistic and simple approach. An LFSR with maximum length can generate pseudo-random test patterns or all non-null vectors for exhaustive testing. This paper presents an LFSR design with non-maximum length to serve as a BITPG to generate a given test setT, which efficiently saves testing time. A search-verification process for designing this kind of LFSR is employed and implemented by the program SVBITPG. This paper presents the diagram of the program and gives some examples to illustrate the design of the BITPG.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
