Abstract
A block interconnection algorithm for a general cell VLSI is described, which consists of a number of procedures such as a global router with signal delays taken into account, a router for power and ground, a block positioning scheme to minimize the chip size, a channel construction scheme with the use of L-shaped channels, and a grid-free channel router. The algorithm has been employed in a layout design system SMILE for general cell VLSI's for more than one year. Some of the experimental results are also shown.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
