Abstract

This paper presents a new BiCMOS dynamic carry look ahead circuit (CLA), which is free from race problems, for VLSI implementation of high speed arithmetic unit. Using the BiCMOS dynamic CLA circuit, a 16-bit fdl adder test circuit which has been designed based on a 2pm BiCMOS technology, shows a more than 2 times improvement in speed as compared to the CMOS Manchester CLA circuit. The speed advantage of the BiCMOS dy- namic CLA is even greater in a 32-bit or 64-bit adder, which is very helpful for high speed VLSI CPU de- signs.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.