Abstract
Asynchronous system design in recent years has reemerged as an important vehicle in the field of high performance, low power and secure computing. On the other hand Binary Decision Diagrams (BDDs) have found significant applications for many years in the design, synthesis, verification, and testing of VLSI circuits. In this paper we have presented the design of a hybrid Domino PTL-CMOS based 2-bit asynchronous adder, the PTL part of which is designed using the principles of BDD. The designed asynchronous adder has been implemented for 32-bit and the simulation results indicate a reduction of 16% in number of transistors, 8% in power and 21% in power-delay-area-product over earlier reported results without any compromise in the delay. The implementation has been done using UMC 180nm, 1.5V technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
