Abstract
A 35ns CMOS SRAM with 55mA active (50ns cycle time) power drain will be reported. Internal chip selection is broken down in several blocks to reduce power surges. A 1.5μ twin-well CMOS technology with polycide gate was employed.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
