Abstract
A new high-speed, low-power, and fast-lock all-digital delay-locked loop (DLL) for high-speed next-generation memory interface is presented. The proposed all-digital DLL utilizes a new 2-step time-to-digital converter (TDC) scheme which results in a fast-locking time of only 6 clock cycles, regardless of the long replica clock buffer (RCB) delay located in the feedback path of the DLL. The proposed DLL is designed in a 65 nm CMOS process, and it achieves a wide operating frequency range of 1.65–7.0 GHz without any harmonic lock problems. The proposed DLL dissipates 7.1 mW of power from a 1.0 V supply, achieves an effective peak-to-peak jitter of 4.55 ps at 7 GHz, and occupies an area of 0.02 mm2.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
