Abstract
This paper presents a high-performance digital equalizer with four-level pulse amplitude modulation (PAM-4) for 64Gb/ <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$s$</tex> backplane I/Os. The digital equalizer consists of a tap-configurable feed-forward equalizer (FFE) and a partially unrolled decision-feedback equalizer (DFE). The first two post-cursor is covered by DFE and then FFE follows, which can largely reduce the influence of noise and crosstalk. The configurable FFE taps enable better adaption for different kind of channels. In order to optimize the internal algorithm, the look-up table (LUT) is used in both FFE and DFE. And the DFE is unrolled for timing closing using a new architecture introduced in this paper. Fabricated in 28nm CMOS, the digital equalizer operates at 64Gb/s with only 5pJ/bit power consumption at 1V.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
