Abstract
Applications like Ultra-wideband radio, Optical Communication require sampling rates of at least 500MS/s with low resolution. The potential energy savings of successive approximation based time–interleaved A-D conversion architecture overrides traditional flash architecture. This paper presents a 6-bit 800 MS/s ADC in 65 nm STMicroelectronics standard CMOS process. The ADC uses 8-channel time interleaved SAR topology and achieves 36 dB SNR and 43 dB SFDR with 13.5 mW power consumption from 1.2 V supply. The resulting FOM is 0.3251 pJ/step. The timing mismatch among the channels is reduced by clock-edge reassignment technique. The high speed specification of the system requires the design of low offset comparator. Power consumption and jitter are reduced by using shift register based phase generator.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
