Abstract
A four-quadrant CMOS analog multiplier is presented. The device is nominally biased with /spl plusmn/5-V supplies, has identical full-scale single-ended x and y inputs of /spl plusmn/4 V, and exhibits less than 0.5% nonlinear error at 75% of full-scale swing. Operation with supplies as low as /spl plusmn/2.5 V is also possible. A comparison of theoretical and experimental results obtained from fabrication of the multiplier in a 3-/spl mu/m p-well CMOS process is made.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
