Abstract
A digital signal processor of novel architecture developed for high-performance audio applications and realizing a new level of parallelism and dynamic range is presented. The chip, featuring 32-b*24-b multiplier/accumulator and 80-ns cycle time, is fabricated using 1.2- mu m CMOS double-level metal technology. The performance of audio signal processing is efficiently increased by parallel operation of (calculations and data transfers) and by the configuration of the arithmetic logic unit and the MAC (multiplier and accumulator). The MAC gives sufficient dynamic range for high-precision audio signal processing. Two 24*256 words of data RAMs enable users to execute over 500 taps of FIR (finite impulse response) filtering with one processor. The cascade configuration of the processors enables users to execute very long taps of FIR filtering. >
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
