Abstract
Feasibility of 2.4 GHz RF CMOS receiver for low cost digital wireless communication for the 802.15.4 standard is demonstrated. The LNA, switch, and mixer architecture and design are described in the context of low cost and low power CMOS integrated circuits. Simulations with 0.28 /spl mu/m design kit shown 5 dB noise figure and 36 dB voltage gain for less than 30 mW power consumption. Additional considerations based on EM simulations to minimize substrate coupling and to avoid high frequency parasitic effects are also presented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
