Abstract
In this paper, injection-locked frequency tripler with wide locking range and high fundamental tone rejection is presented. Undesired fundamental harmonic due to the injected signal is notched out with the source degeneration. Prototype circuit is designed in 45-nm CMOS technology and achieves 28.4 dBc of harmonic rejection ratio. The tripler exhibits 34.8% of locking range with 4 dBm of input signal power. With 1.1 V of supply voltage, the core circuit consumes 5.2 mA and occupies only 265μm × 160μm of chip-area.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
