Abstract

This article proposes a dual injection locking technique to significantly enhance the locking range (LR) of the injection-locked frequency tripler (ILFT). Compared with the conventional circuit topology that typically suffers from limited LR due to <inline-formula> <tex-math notation="LaTeX">$G_{m}$ </tex-math></inline-formula> degeneration, the proposed technique employs drain injection and source injection together to increase the LR, with power consumption increased only a little. Fabricated in standard CMOS 65-nm technology, the ILFT prototype measures a 39.4&#x0025; LR at 0-dBm input power while consuming 8.16 mW from a 1-V supply. The chip area is 0.32 mm<sup>2</sup> including the pads. The proposed ILFT is applicable for local oscillation generation in the 5G transceiver.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.