Abstract
This paper presents the design of a second-order single-bit analog-to-digital continuous-time delta-sigma modulator (CT-/spl Delta//spl Sigma/M) that can be used in wireless CDMA receivers. The CT-/spl Delta//spl Sigma/M samples at 2 GHz, consumes 18 mW at 1.8 V and has a 79-dB signal-to-noise ratio (SNR) over a 1.23-MHz bandwidth. The CT-/spl Delta//spl Sigma/M was fabricated in a 0.18-/spl mu/m 1-poly 6-metal, CMOS technology and has an active area of approximately 0.892 mm/sup 2/. The /spl Delta//spl Sigma/M's critical performance specifications are derived from the CDMA receiver specifications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
