Abstract

To improve the quantization speed of single-slope (SS) analog-to-digital converter (ADC), a cross-coupling input technique is proposed, which can automatically select the direction of input coupling according to the signal polarity. The proposed SS ADC is implemented and simulated through 110 nm process. The main clock frequency is 125 MHz. The simulation results show that the row conversion time of SS ADC is 2.44 μs, the resolution is 500 ps, and the power consumption is 129–198 μW. It is proved that these techniques can greatly improve the speed of quantization while ensuring power consumption and accuracy.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.