Abstract
In this paper a full chip implementation of a Mixed-signal hearing aid SoC is presented. The chip integrates Analog Front-End (AFE), Time-Division Multiplexed Power-On-Reset circuit (TDM-POR), Charge Pump (CP), Digital Signal Processing (DSP) platform and Class-D amplifier. Also, the Low-Dropout (LDO) voltage regulators and On-chip oscillator are both integrated to minimize the system overall size. The proposed SoC has been fabricated in SMIC 0.13μm CMOS process. The measurement results show that the peak Signal-to-Noise Ratio (SNR) of AFE is 82dB and peak SNR of Class-D amplifier is 79.6dB. And the DSP platform executes three hearing-aid algorithms of wide dynamic range compression (WDRC), noise reduction (NR), and feedback cancellation (FDC). The total SoC consumes 1.1mA from single 1V supply and occupies 9.3mm2. Finally a prototype of hearing aid device is designed and passes the industrial acoustic test which shows the chip is promising for mass production in future.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
