Abstract
Describes an 8K static RAM with 300 ns access time. The device is organized as a 1K/spl times/8 with a single 5 V power supply. Clocked peripheral circuitry with high value sustaining resistors allows low standby and active power dissipation and infinite chip select length. Process and design considerations are discussed, as well as internal chip timing and circuit schematics.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
