Abstract
A 1.6-GHz phase locked loop (PLL) has been fabricated in a 0.6-/spl mu/m CMOS technology. The PLL consists of an LC-tank circuit, divider, phase detector with charge pump, and an on-chip passive loop filter. When the oscillator is open loop, it exhibits -115 dBc/Hz phase noise at a 600-kHz offset from the carrier. The PLL occupies an active area of 1.6 mm/sup 2/ and dissipates 90 mW from a single 3-V supply.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have