Abstract
This paper presents a novel highly-digital area-and energy-efficient closed-loop time-based CMOS single-ended resistive sensor-to-digital readout circuit. It achieves a high resolution of 16.1 bits utilizing a time-based implementation in an extremely small area of only 0.064mm2. It employs a single VCO and a digital feedback loop for the read-out of an external single-ended resistive sensor such as a NTC thermistor. In addition to inherent 1st-order quantization noise shaping due to the oscillator, a second loop in SMASH configuration creates 2nd-order noise shaping. The fabricated prototype in a 180nm CMOS process achieves 16.1 bit of resolution for 1ms conversion time and consumes 171µW, resulting in a 2.4pJ/c.s. FOM w , which is excellent for a resistive sensor interface. Thanks to the closed-loop architecture, it also achieves more than 13 bits of linearity.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
