Abstract
A CMOS true-time delay (TTD) circuit operating from 15 to 40 GHz is presented for integrated UWB multi-antenna systems. The TTD circuit employs a distributed active switching structure in which eight cascode switches are distributed along transmission lines, leading to 3-bit variations of the group delay. The size of the switches and the characteristic impedance of the transmission lines are carefully scaled so as to minimize loss variation among the different delay states, while maintaining flat delay performance over a wide bandwidth. The circuit is implemented in a bulk 0.13-μm CMOS technology and exhibits a total variable group delay of 40 ps with an average resolution of 5 ps from 15 to 40 GHz. The insertion loss was 14 dB with a maximum RMS variation of 1.6 dB, while the input and output return loss was better than 10 dB over the operating bandwidth.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
