Abstract

A low power CMOS receiver IC operating at 2.4 GHz and supply voltage of 1.2 V in 0.18 mum CMOS process is reported This is based on single IF direct conversion receiver (DCR) and thus suitable for silicon integration. Single IF DCR architecture is used to achieve higher level of integration and to relax the problem of DCR. In the proposed receiver, linearity is improved by using current mirror amplifier based mixer and transconductance linearization using multiple gated transistors. The optimization between dynamic range and current consumption has been achieved by the analog filter-amplifier chain. The fully integrated receiver was fabricated in 0.18 mum CMOS technology and IIP3 of -29 dBm and noise figure of 9.6 dB at high gain mode were obtained at 8 mW power consumption from a 1.2 V supply.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.