Abstract

This letter presents a 12-GHz wideband fractional-N phase-locked loop (PLL) with a robust voltage-controlled oscillator (VCO). The proposed PLL uses a class-C VCO with an amplitude-adjustment circuit (AAC) to increase current during the startup process and stabilize the VCO amplitude. In order to make the circuit more compact, the control logic in the VCO is simplified. A prototype of the PLL implemented in 65-nm CMOS, with an active area of 1.5 mm2, can achieve −106 dBc/Hz phase noise (PN) at 1-MHz offset from a 11.96-GHz carrier. It draws 18.2-mW power with 48-MHz reference frequency from a 1.2-V supply.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.