Abstract
This paper presents a 12-bit 1GS/s current-steering DAC with matching capacitor in switched current cell, which has been designed to enhance the DAC’s dynamic performance. Compared with traditional designs, the switched current cell with an matching capacitor can suppress the output-dependent delay differences effect. The Chip was designed by using TSMC 0.18μm CMOS mixed model, and the post-simulation results show that the DAC achieves 74.1 and 68.9 dBc SFDR at 1GS/s with 50MHz and 450MHz output frequency, respectively.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
