Abstract
A single-ended input but internally differential 10 b, 20 Msample/s pipelined analog-to-digital converter (ADC) is demonstrated with 4 mW per stage using a single 5 V supply. The prototype ADC made of an input sample and hold (S/H) plus 8 identical unscaled pipelined stages consumes 50 mW including power consumed by a bias generator and two internal buffer amplifiers driving common-mode bias lines. Key circuits developed for this low-power ADC are a dynamic comparator with a capacitive reference voltage divider that consumes no static power, a source-follower buffered op amp that achieves wide bandwidth using large input devices, and a self-biased cascode biasing circuit that tracks power supply variation. The ADC implemented using a double-poly 1.2 /spl mu/m CMOS technology exhibits a DNL of /spl plusmn/0.65 LSB and a SNDR of 54 dB while sampling at 20 MHz. The chip die area is 13 mm/sup 2/. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have