Abstract
A monolithic custom digital signal processor which satisfies both the US and the European standards for HDSL (high-bit-rate digital subscriber line) transmission is presented. The architecture of an HDSL transceiver is shown. At the receiver, the ADC (analog-to-digital converter) samples the signal once per symbol period. The transmit energy is removed using an echo canceller. The resulting receive energy is then prefiltered and sent to the feedforward equalizer (FFE). The FFE provides gain and removes any precursor intersymbol interference (ISI). The decision-feedback equalizer then removes the postcursor ISI. The resulting data are sliced into a symbol decision and error value. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
