Abstract
A 1 GHz image-rejection down-converter implemented in a 0.8 /spl mu/m CMOS process is presented. The down-converter consists of a quadrature generator and mixers. The proposed architecture has an image-rejection characteristic that are insensitive to the phase error of the higher frequency first local oscillator (LO). The down-converter has an image-rejection characteristic of 29.3 dB under 2/spl deg/ phase error of the lower frequency second LO. The down-converter dissipates 108 mW at a 3.3 V supply.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
