Abstract
This paper describes a front-end processor for Blu-Ray Disc (BD) recorder applications. It integrates a partial response maximum likelihood (PRML) block, a data processor (DP) block, and a servo block. The PRML includes an analog-to-digital converter (ADC) and two digitally controlled oscillators (DCO) for data phase-locked loop (PLL) and wobble PLL. A nonlinear equalizer is designed to compensate for high-frequency signal components without increasing inter-symbol interference (ISI). A Teaklite DSP, an ADC, and a digital-to-analog converter are embedded for servo controls. The functions of 17PP modem and error correction code (ECC) are also implemented. Due to the proposed nonlinear equalizer in PRML, less than 2 /spl times/ 10/sup -4/ of symbol-error rate (SER), defined in the Blu-Ray Disc format book, is achieved with tangential tilt margin of /spl plusmn/0.5/spl deg/. This system on a chip (SOC) is fabricated in 0.18-/spl mu/m one-poly five-metal CMOS technology. It contains 12 million transistors in a 50-mm/sup 2/ die and consumes 0.9 W with a channel clock of 132 MHz in 2/spl times/ playback mode.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
